With the increasing requirements in miniaturization and high performance of the DRAM devices, board on chip (BOC) package has been developed for high-speed memory applications because of high density interconnection and short signal trace length [1] . Most substrates for DRAM packages are formed by the laminates with copper clad and epoxy-based core using conventional vias structure with mechanical drill holes [1, 2] .
Introduction
With the increasing requirements in miniaturization and high performance of the DRAM devices, board on chip (BOC) package has been developed for high-speed memory applications because of high density interconnection and short signal trace length [1] . Most substrates for DRAM packages are formed by the laminates with copper clad and epoxy-based core using conventional vias structure with mechanical drill holes [1, 2] .
In last decade, aluminum anodization has attracted much attention in nanotechnology applications because it can form nanometer-sized porous anodic alumina with highly ordered pore arrangement [3] . In this work, we use aluminum anodization technique to fabricate two layers DRAM package substrate. Selective anodization technique in the aluminum layer does not require conventional hole formation based on mechanical drilling and copper plating process. Also, designing via in pad in the anodic alumina substrate can provide higher wiring density and more enhanced power-ground impedance characteristics.
Design and fabrication
Generally, DRAM packages for personal computing applications have one metal layer substrate due to low cost. But, the aluminum anodizing technology in conjunction with photolithography, etching and deposition processes makes it possible to form high-dense 2-layer substrate. Fig. 1 shows the schematic cross-sectional view of the 2-layer anodic alumina substrate, putting vias directly in the bond pads and the ball pads. This "via in pad" can make routing easier with fine-pitch ball grid array (FBGA) packages. The interconnect from the bond pads to the balls is achieved through two electrical connections within the substrate; one is top copper traces, not denoted in Fig. 1 and the other is bottom aluminum layer and via holes. In this work, bottom layer is only designed to be VSSQ plane, which is merged with VSS plane to obtain higher power-ground performances. Also, via in pad structure is applied to only ground plane (VSSQ and VSS). Fig. 2 (a) shows the top layer design of the anodic alumina substrate, consisted of dual-in-line bond pads, top/bottom copper traces and ball pads, for DDR2 DRAM package. Via in pad structure around a part of data pins is presented clearly in Fig 2 (b) . In designing the substrate shown in Fig. 2 , each 30 um-wide signal line is routed in the transmission line scheme based on microstrip or finite-width coplanar waveguide with a characteristic impedance (Z 0 ) of about 50 Ω for better signal transmission and is also interleaved between VDDQ plane and VSSQ plane to provide both-referenced current return paths.
In the Fig. 3 , the process flow for fabricating the anodic alumina substrate with via in pad is described in detail. First, non-via region is defined on the aluminum substrate using silicon nitride as a masking material. Second, the aluminum substrate is selectively anodized in the oxalic acid-based electrolyte and then thick anodic alumina layer and fully filled via-hole are formed. Next, Cu electroplating is performed for formation of interconnects as shown in the design of Fig. 2 . Finally, the passivation layer is spin-coated with the epoxy-based resin (SU-8) and then pad opening process is followed.
The photograph of the fabricated anodic alumina substrate is shown in Fig 4. This substrate has 60 ball pads with its size of 9 × 11 mm 2 . The SEM photographs of Fig. 5 show clearly the structures of bond pad via and ball pad via in the anodic alumina substrate. Thick Cu pad and aluminum with those vias can help shorting current return paths and then lowering the power-ground impedance. The substrate has about 90 um-thick anodic alumina layer with a 20 um-thick signal line.
Result and discussion
The parasitics are extracted from DQ6 using 1-port S-parameter (S11) measurement as shown in Fig 6. Under open and short conditions between DQ6 pin and VSSQ pin, S11 parameters are measured at the ball pads. The self capacitance and the loop inductance are calculated from S11 parameters using the following relations: To implement the short condition between both pins, a gold wire is used to interconnect directly the two adjacent bond pads with 40 um spacing. The wire length is very short compared to the current loop between both pins and so the wire's parasitics are negligible in the calculation of the inductance. As shown in Fig. 6 (b) , self capacitance and loop inductance are almost constant with the operating frequency range.
In Fig 7, the self capacitance and the loop inductance of all data pins in the anodic alumina substrate are calculated using 3D electromagnetic (EM) field simulator. The trace length of each data signal line is controlled in the design of the substrate to lower the variation of both parameters. The loop inductances from DQ4 to DQ7 are larger than those of other pins because their ball pads are arranged on outer side of the substrate and so their trace lengths are longer. There are approximately 10 % differences in comparison with measurement and simulation data of the capacitance and the inductance in DQ6.
To evaluate the electrical effects on designing via in pad and merging with VSSQ and VSS in the anodic alumina substrate, its power-ground (VDDQ-VSSQ) impedance is compared with that of the conventional substrate without via using 3D EM field simulator. As shown in Fig. 8 , the power-ground impedance of the anodic alumina substrate is lower at about ten times than that of the conventional substrate. It is evident that via in pad structure and merged ground plane design reduce effectively the power-ground impedance.
Conclusions
In this work, aluminum anodization technique is applied successfully to fabricate two layers DRAM package substrate. Selective anodization technique in the aluminum layer provides via in pad structure by arranging vias directly in the bond pads and the ball pads in the design of the substrate. Applying via in pad structure to the anodic alumina substrate demonstrates to enhance the power-ground impedance in the wide frequency range. . 6 . Parasitics extracted from DQ6 pin using S11 measurement. Smith chart of measured S11 parameters (a) and calculated self capacitance and loop inductance from S11 parameters (b). 
